Low-overhead quantum processor using concatenated bosonic-LDPC codes

ORAL

Abstract

qLDPC (Quantum Low Density Parity Check) codes offer a way to drastically reduce the number of physical qubits for a given number of logical qubits and a targeted logical error rate compared to the more studied surface code. However, implementing these codes requires more advanced hardware especially in terms of qubit connectivity. In this talk, we study LDPC codes for biased-noise qubits and how their implementation compares to the hardware requirements of LDPC codes for standard qubits.

*Plan France 2030 through the project NISQ2LSQ ANR-22-PETQ-0006

Publication: To be published

Presenters

  • Diego Ruiz

    • Alice&Bob - Inria
    • Alice&Bob - INRIA

Authors

  • Diego Ruiz

    • Alice&Bob - Inria
    • Alice&Bob - INRIA
  • Anthony Leverrier

    • Inria Paris
  • Jérémie Guillaud

    • Alice&Bob
  • Mazyar Mirrahimi

    • Laboratoire de Physique de l'Ecole normale supérieure, ENS-PSL
    • INRIA
    • Inria Paris
  • Christophe Vuillot

    • Université de Lorraine, CNRS, Inria, LORIA